Abstract
Introduction
Reduction of circuit feature sizes in MOS based circuits will eventually cease due to physical restrictions [12] . Single Electron Tunneling (SET) [1] [8] is an emerging technology which offers greater scaling potential than MOS. Moreover, recent advances in silicon-based fabrication technology (see for example [11] ) show potential for room temperature operation. SET is a new technology with a behavior which is completely different from MOS technology (SET technology based circuits allow the controlled transport of individual electrons through tunnel junctions). As such, there is no consensus on the most suitable design style for creating larger logic circuits.
Currently, there are two design styles in creating SETbased logic circuits. The first approach is to implement the SET equivalent of the MOS transistor (see for example [7] ). The main disadvantage of this approach is that the current transport through an "open" transistor still comprises a large number of individual electrons "dripping" through the tunnel junctions. This results in increased delay and power consumption. The second approach is to design SET logic gates that operate according to the Single Electron Encoded Logic (SEEL) paradigm, i.e., charge transport due to switching activity is limited to a single electron. Given that this results in the transport of fewer electrons, it is expected that SEEL circuits have both reduced delay and reduced energy consumption. However, in order to compare the two approaches, a methodology for estimating the delay and power consumption of SET SEEL circuits is required.
Earlier investigations revealed that (buffered) SEEL linear threshold logic gates can be constructed based on the Coulomb blockade of SET tunnel junctions [2] [4] and that such gates operate correctly in larger networks. Threshold logic (TL) networks are fundamentally more powerful than networks of standard Boolean gates [10] , e.g., TL gate based implementations of Boolean functions potentially require a smaller number of gates and less gate levels. In order to evaluate this particular approach, as well as to provide a means for evaluating other single electron logic approaches, this paper proposes a methodology to evaluate delay, power consumption, maximum fanin, and maximum fanout for buffered SEEL linear threshold gates.
The remainder of this paper is organized as follows. Section 2 introduces the SET theory and briefly describes the generic SET linear threshold gate and the SET buffer, which are combined as a generic SEEL buffered threshold gate. In Section 3 methods for analyzing the delay, the power consumption, the fanin and the fanout of buffered threshold gates operating in a network are proposed. Section 4 applies the proposed methods to evaluate parameter asymptotic bounds for practical SEEL threshold logic networks. Section 5 concludes the paper with some final remarks.
Background and Generic Threshold gate
SET circuits are centered around the tunnel junction, through which individual electrons can be transported in a controlled manner. A tunnel junction can be perceived as a leaky capacitor. The transport of charge through a tunnel junction is referred to as tunneling, the transport of a single electron is referred to as a tunnel event. Electrons are considered to tunnel through a tunnel junction strictly one after another.
The critical voltage Î across a tunnel junction is the voltage threshold across the tunnel junction that is required to enable a tunnel event through this tunnel junction. In calculating the critical voltage of a junction, a tunnel junction with a capacitance of is assumed. The remainder of the circuit, as viewed from the tunnel junction's perspective, has an equivalence capacitance . Given the approach presented in [5] , the critical voltage is calculated as Î Õ ¾´ · µ (1) In computing the Î value, as well as in the remainder of this discussion, we refer to the charge of the electron as Õ ½ ¼¾ ¡ ½¼ ½ . Strictly speaking this is incorrect, since the charge of the electron is negative. However, it is more intuitive to consider the electron as a positive constant in the formulas which determine whether a tunnel event can occur.
Generally speaking, if we define the voltage across a junction as Î , a tunnel event will occur through this tun- 
where ´ µ È Ò ½ Ü , Ü are the Ò Boolean inputs and Û are the corresponding Ò integer weights. The linear threshold gate performs a comparison between the weighted sum of the inputs ¦ Ò ½ Ü and the threshold value . If the weighted sum of inputs is greater than or equal to the threshold, the gate produces a logic ½. Otherwise, the output is a logic ¼.
A generic SEEL threshold gate structure has been proposed earlier in [2] and is depicted in Figure 1 (a). The generic threshold gate can be used as a basis for implementing linear threshold gates with both positive and negative weights. However, due to the passive nature of the threshold gate, buffers are required in order for the gate to operate correctly in networks [3] . A buffer requires active components, for which SET transistors can be utilized (see for example [9] ). If two SET transistors share a single load capacitor, such that one transistor can remove a single electron from the load capacitor (resulting in high output) while the other can replace it, we arrive at the non-inverting static buffer as displayed in Figure 1 (b). The circuit can also be modified, as described in [4] , to become an inverting static buffer. The SET threshold gate combined with either the non-inverting or inverting output buffer can serve as a basic building block for any threshold gate network. However, when designing buffered threshold gates for operation in such networks, design tradeoffs, such as delay, power consumption and maximum fanin and fanout, must be made. The next section proposes methods for analyzing the delay, power consumption, fanin and fanout of buffered threshold gates operating in a network.
Delay, Power, Fanin and Fanout
The tunneling of electrons in a circuit containing tunnel junctions is a stochastic process. This means that the delay cannot be analyzed in the traditional sense. Instead, one can calculate the chance that an electron has tunneled through a tunnel junction after a time interval Ø . first, it is assumed that a large number of tunnel events occurs one after another through a single junction at a constant rate of tunnel events per second. Furthermore, assuming that Ò is the state in which exactly Ò tunnel events have occurred, and assuming that the tunnel events adhere to a Poisson distribution, the probability È Ò´Ø µ of being in a state Ò after Ø time can be formulated as
In the case of SEEL gates, such as the buffered threshold gate discussed in the previous section, in which the state transition diagram only consists of states Ò ¼ (before the tunnel event) and Ò ½ (after the tunnel event), È ¼´Ø µ is the probability that the tunnel event has not occurred after Ø seconds. If the tunnel event is the desired behavior of the circuit, then È ¼´Ø µ or È ÖÖÓÖ Ø is the chance of an erroneous output after Ø seconds. If an error probability È ÖÖÓÖ is chosen, the time Ø needed to reduce the error probability to this value can be calculated as Ø ÐÒ´È ÖÖÓÖ µ
Assuming Î Î , the rate at which electrons tunnel through a junction can be described as
where Ê Ø is the tunnel resistance, ½ ¿ ¡ ½¼ ¾¿ is Boltzman's constant and ¡ the reduction of the total amount of energy present in the circuit, which can be expressed as ¡ Õ ´ Î Î µ
The above provide the basic framework of assumptions for gate delay and power consumption of SEEL logic gates.
Assuming ¡ Ì , one can combine Equations (5), (6) and (7) in order to describe the switching delay as a function of the error probability and the junction voltage as
The energy consumed by a single tunnel event occurring in a single tunnel junction can be calculated by taking the absolute value of ¡ . In order to calculate the power consumption of a gate, the energy consumption per tunnel event is multiplied by the switching frequency of the gate's output. The switching frequency in turn depends on the frequency at which the gate's inputs change and is input data dependent as a new combination of inputs may or may not results in a new output value. However, assuming that the gate's output switches at the maximum frequency
Assuming that gates operate in networks with a logic depth of ½ gates per clock stage, and that input data causes switching activity in half the time, then the actual power consumption will be about two orders of magnitude less then È Ñ Ü .
When utilizing buffered threshold gates in a network, each gate influences the circuit node voltages inside neighboring gates (through capacitive division), causing feedback and feed forward effects. There are two fundamental contributors to these effects. First, the bias voltage(s) of a gate influences other gates through capacitive division. Given that bias voltages are DC signals, this results in a fixed contribution, which can be compensated for in the design phase. Therefore, the DC feedback and feed forward effects are ignored in this discussion. Second, the switching behavior of a gate also influences other gates. This effect can be considered as a 'random' disturbance of voltage levels, and therefore it cannot be compensate for through fixed biasing. The amount of 'random' disturbance at which the gates will cease to correctly perform their function therefore limits the fanin and fanout of gates operating in a network.
In the remainder of this paper it is assumed that Boolean logic values (input and output signals) are repre- threshold gate an input is part of a weighted sum. Therefore, the quality of the input signal directly contributes to the sum which limits the discrimination of the gate. In practical threshold gate implementations the threshold is usually set in the middle of two integer values in order to maximize robustness for disturbances of the weighted sum. This implies that the maximum deviation of the weighted sum from its 'ideal' value should be less then where Ô ÒÓÙØ is the fanout to positively weighted inputs and Ò ÒÓÙØ is the fanout to negatively weighted inputs. The next section discusses the implications of the proposed analysis methods on practical networks of such buffered threshold gates. Given that we intend our discussion to be technology and application independent, we ignore the effects of wirering on area, delay and routing. Also, it is probable that nanotechnology applications will be restricted to locally connected circuits. Therefore it can be assumed that interconnects will not dominate the area, delay and power calculations. We note here that the additional capacitive load due to wirering can be incorporated within the existing circuit parameters of the SET threshold gate and buffer.
Discussion
The first practical implication of the proposed methodology, as discussed in the previous section, applies to the limits imposed on the operation temperature Ì . In order to ensure that the thermal energy Ø Ì does not mask the energy ¡ related to tunneling events, one must ensure that ¡ Ì . Additionally, Equation (6) implies the same in order to ensure a high tunneling rate.
Assuming ¡ ½¼ Ì and utilizing Equation (7), the operating temperature as a function of Î Î is depicted in Figure 2 . It can be observed that reliable room temperature operation implies that a difference of approximately ¾ ¼ mV between the current junction voltage Î and the critical voltage Î is required. One of the key metrics for any novel technology is its performance it terms of gate delay. Given an error probability È ÖÖÓÖ , the gate delay solely depends on the tunnel resistance Ê Ø and Î Î (see Equation (8)). The tunnel resistance depends on the physical implementation, but Ê Ø ½¼¼ ª is commonly used in literature. We choose È ÖÖÓÖ ½¼ ½¾ for the error probability because it is sufficiently small for the application of error correction schemes if so desired. We note that smaller error probabilities can be achieved at the cost of increased delay, as described by Equation 8 . Using these ¾ parameter values, the switching delay of a single junction as a function of Î Î is depicted in Figure 3 . It can be observed that the switching delay is approximately 2 ps if we assume Î Î ¾ ¼ mV, i.e., room temperature operation. Given that this is the delay per switching event, and that three tunnel junctions in the buffered threshold gate will switch sequentially when output switching occurs, we must increase the delay estimate by about a factor of ¿. words, the switching delay is then solely determined by the contribution of an input voltage to the voltage across the junction, which is determined by the ratio of the capacitors in the gate. This also applies for power consumption.
In order to estimate power consumption we assume Î Î ¾ ¼ mV, i.e., room temperature operation, and the calculated gate delay of ps for buffered threshold gates. Given these values, Equation (7) 
Conclusions
SET allows for compact implementation of (buffered) SEEL threshold Gates with both positive and negative weights. Although it is expected that, when compared with other approaches, SEEL circuits have both reduced delay and reduced energy consumptions, a method for evaluation was required. In this theoretical investigation we proposed a methodology to evaluate delay, power consumption, maximum fanin, and maximum fanout for such buffered SEEL linear threshold gates. Furthermore, we discussed the implications of the proposed methodology on practical networks of such gates. We estimated that buffered threshold gates operating at room temperature can potentially switch with a delay of ps and have a packing density of ½¼ gates per Ñ ¾ .
